Silicon-Constrained Scaling Logic