Redundancy Logic Architecture